	SHARP et al. Application No.: 09/4 Page 2	48,884	<u>PAIENI</u>		
7	conclut	(1)	reduce the number of defects in the trench created during		
8	the ste	p of for	ming, and		
9		(2)	round corners at the open and closed ends of the trench.		
1	2.	The m	nethod of claim 1, wherein the step of annealing is performed using		
2	hydrogen gas.				
1	3.	The m	nethod of claim 2, wherein the step of annealing is performed within a		
· ₂	temperature range of		50 to 1160°C and within a pressure range of about 40 to 240 Torr.		
1	4.	The m	nethod of claim 1, wherein the step of forming the trench, is performed		
2	using an anisotropic e	tch.			
1	5.	The m	nethod of claim 4, wherein following the annealing step, the width of the		
2	trench away from the	rounded	l ends, remains substantially the same as the width prior to the		
3	annealing step.		/		
1	6.		hod of forming a trench in a semiconductor substrate, the trench		
2	defined by an open end at a major surface of the substrate and by a closed end within the body of the				
3	substrate, the method	compris	sing the steps of:		
4		(a)	providing a substrate,		
5		(b)	growing a masking layer on the major surface of the substrate;		
6		(c)	selectively etching, through the masking layer to the major surface of		
7	the substrate, to define a trench opening access;				
8		(d)	anisotropically etching, from the trench opening access and into the		
9	body of the substrate	to form	a trench;		
10		(e)	removing the selectively etched masking layer; and		
11		(f)	annealing the trench so that corners at the open and closed ends of the		
12	trench become rounde	ed.			
1	7.	The n	nethod of claim 6, wherein the step of annealing is performed using		
2	hydrogen gas.	/	/		
1	8.	The n	nethod of claim 7, wherein the step of annealing is performed within a		
2		/	60 to 1160°C and within a pressure range of about 40 to 240 Torr.		
-		1			

SHARP et al. Application No.: 09/448,884 Page 3

1	9.	A method of forming a trench in an epitaxial layer of a semiconductor				
2	substrate, the trench d	efined by a closed end at a major surface of the epitaxial layer and a closed end				
3	within the body of the	e epitaxial layer, the method comprising the steps of:				
4	(a)	forming a trench that extends a predetermined distance into the				
5	epitaxial layer	; and				
6	(b)	annealing the trench so that corners at the open and closed ends of the trench				
7	become rounded.					
1	10.	The method of claim 9, wherein the step of annealing is performed using				
2	hydrogen gas.					
1	11.	The method of claim 10, wherein the step of annealing is performed within a				
2		about 960 to 1160°C and within a pressure range of about 40 to 240 Torr.				
_	vemperature range or t	accurate to a construction of the construction				
1	12.	The method of claim 9, wherein the step of annealing also functions to reduce				
2	the number of material defects in and/or on the walls of the trench.					
•	12					
1	13.	The method of claim 9, wherein the step of forming the trench is performed				
2	using an anisotropic	tch.				
1	14.	The method of claim 13, wherein, following the annealing step, the width of				
2	the trench away from	the rounded ends, remains substantially the same as the width prior to the				
3	annealing step.	•				
1	15.	Canceled.				
1	16	Compaled				
1	16.	Canceled.				
1	17.	Canceled.				
1	18.	Canceled.				
1	19.	A method of making a trench field effect transistor, comprising:				
2	27.	(a) providing a semiconductor substrate of a first dopant charge type, the				
3	suhstrate emh	odying the drain of the trench field effect transistor;				
_	Substrate effic	out in a diam of the delicitation officer duminion,				

PATENT

SHARP et al. Application No.: 09/448,884 Page 4

4	(b) growing an epitaxial layer of the same this dopant charge type of the	.110
5	substrate, the epitaxial layer having a different resistivity than the resistivity of the substrat	te;
6	(c) forming at least one trench into the epitaxial layer, each trench	
7	defined by a first end in a plane defined by a major surface of the substrate and by walls the	at
8	extend to a second end at a predetermined depth into the epitaxial layer;	
9	(d) annealing the at least one trench to:	
10	(1) reduce the number of defects in the at least one trench creat	ted
1·1	during the step of forming the at least one trench, and	
12	(2) round corners at the first and second ends of the at least one	3
13	trench;	
14	(e) growing a dielectric layer on the walls of the at least one trench;	
15	(f) forming a conductor over the dielectric layer, the conductor	
16	embodying the gate of the trench field effect transistor;	
17	(g) patterning the epitaxial layer and implanting a dopant of a second	
18	charge type to form wells interposed between adjacent trenches; and	
19	(h) patterning the epitaxial layer and implanting a dopant of the first	
20	charge type to form regions that embody the source regions of the field effect transistor.	
1	20. The method of claim 19, further including the step of forming one or more	
2	heavy bodies of the second charge type positioned above the wells and between the source regions,	,
3	each heavy body forming an abrupt junction with its corresponding well.	
1	21. The method of claim 19, wherein the step of annealing is performed using	
2	hydrogen gas.	
1	22. The method of claim 21, wherein the step of annealing is performed within	a
2	temperature range of about 960 to 1160°C and within a pressure range of about 40 to 240 Torr.	
1	23. The method of claim 19, wherein the step of forming the at least one trench	ı is
2	performed/using an anisotropic etch.	